Truncated SIMD Multiplier Architecture for Approximate Computing in Low-Power Programmable Processors
نویسندگان
چکیده
منابع مشابه
Design of Low Power Fft Processors Using Multiplier Less Architecture
In this paper, we present a novel restructured coefficient ordering based 16 point pipelined FFT processor. The projected novel FFT has been designed with the use of fixed radix-4 and single path pipelined architecture. Higher throughput rate is gained from this pipelined architecture when compared to ordinary pipelined architecture. The power consumption issue is fixed by reducing the switchin...
متن کاملLow Power Fir Filter Design Using Truncated Multiplier
-In this paper Low-cost finite impulse response(FIR) design are presented using the concept of faithfully rounded truncated multipliers. We jointly consider the effective of bit width and hardware resources without sacrificing the frequency response and output signal accuracy. Non-uniform coefficient quantization with proper filter order to minimize the cost of total area. Multiple constant mul...
متن کاملLow Power Truncated Binary Multiplier Using Replica Redundancy Block
--A reliable low-power multiplier design by adopting algorithmic noise tolerant (ANT) architecture with truncated binary multiplier to build the fixed width reduced precision replica redundancy block (RPR). The ANT architecture can meet the high speed, low power, and area efficiency. To design the fixed-width RPR with error compensation circuit via analyzing of probability and statistics. Using...
متن کاملExploring Multiplier Architecture and Layout for Low Power
Multiplication represents a fundamental building block in all DSP tasks. Due to the large latency inherent in multiplication, schemes have been devised to minimize the delay. Two methods are common in current implementations: regular arrays and Wallace trees. Previous gate-level analyses have suggested that not only are Wallace trees faster than array schemes, they also consume much less power....
متن کاملProgrammable architecture for quantum computing
A programmable architecture called “quantum FPGA (field-programmable gate array)” (QFPGA) is presented for quantum computing, which is a hybrid model combining the advantages of the qubus system and the measurement-based quantum computation. There are two kinds of buses in QFPGA, the local bus and the global bus, which generate the cluster states and general multiqubit rotations around the z ax...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2019
ISSN: 2169-3536
DOI: 10.1109/access.2019.2913743